

512Mb DDR SDRAM

H5DU518(6)2ETR-xxC

H5DU518(6)2ETR-xxI

H5DU518(6)2ETR-xxL

H5DU518(6)2ETR-xxJ

Revision History

Revision No.	History	Draft Date	Remark
0.1	Preliminary	Sep. 2009	
1.0	Release	Nov. 2009	
1.1	MRS Update(CL4 Setting Added), I/L/J Part Added	Aug. 2011	

DESCRIPTION

The H5DU5182ETR and H5DU5162ETR are a 536,870,912-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth.

This Hynix 512Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.

FEATURES

- VDD, VDDQ = 2.5V +/- 0.2V
- All inputs and outputs are compatible with SSTL_2 interface
- Fully differential clock inputs (CK, /CK) operation
- Double data rate interface
- Source synchronous - data transaction aligned to bidirectional data strobe (DQS)
- x16 device has two byte-wide data strobes (UDQS, LDQS) per each x8 I/O
- Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ)
- On chip DLL align DQ and DQS transition with CK transition
- DM mask write data-in at the both rising and falling edges of the data strobe
-
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 2/2.5 (DDR200, 266, 333), 3 (DDR400) and 4 (DDR500) supported
- Programmable burst length 2/4/8 with both sequential and interleave mode
- Internal four bank operations with single pulsed /RAS
- Commercial Temperature (0~70°C)
- Industrial Temperature (-40~85°C)
- Auto refresh and self refresh supported
- tRAS lock out function supported
- 8192 refresh cycles/64ms
- JEDEC standard 400mil 66pin TSOP-II with 0.65mm pin pitch
- **This product is in compliance with the directive pertaining of RoHS.**

ORDERING INFORMATION

Part No.	Configuration	Power consumption	Temperature	Package
H5DU5182ETR-XXC	64Mx8	Normal Consumption	Commercial	400mil 66pin TSOP-II
H5DU5182ETR-XXI		Normal Consumption	Industrial	
H5DU5182ETR-XXL		Low power Consumption (IDD6 Only)	Commercial	
H5DU5182ETR-XXJ		Low power Consumption (IDD6 Only)	Industrial	
H5DU5162ETR-XXC	32Mx16	Normal Consumption	Commercial	
H5DU5162ETR-XXI		Normal Consumption	Industrial	
H5DU5162ETR-XXL		Low power Consumption (IDD6 Only)	Commercial	
H5DU5162ETR-XXJ		Low power Consumption (IDD6 Only)	Industrial	

*X means speed grade

*ROHS (Restriction Of Hazardous Substance)

OPERATING FREQUENCY

Grade	Clock Rate	Remark (CL-tRCD-tRP)
- FA	250MHz@CL4	DDR500 (4-4-4)
- E3	200MHz@CL3, 166MHz@CL2.5, 133MHz@CL2	DDR400 (3-3-3), DDR333 (2.5-3-3), DDR266A (2-3-3), DDR266B (2.5-3-3)
- J3	166MHz@CL2.5, 133MHz@CL2	DDR333 (2.5-3-3), DDR266A (2-3-3), DDR266B (2.5-3-3)
- K2	133MHz@CL2, 133MHz@CL2.5	DDR266A (2-3-3), DDR266B (2.5-3-3)
- K3	133MHz@CL2.5, 100MHz@CL2	DDR266B (2.5-3-3)
- L2	100MHz@CL2	DDR200 (2-2-2)

* Higher speed part is compatible with the lower speed part.

PIN CONFIGURATION

x8	x16				x16	x8
VDD	VDD	1		66	VSS	VSS
DQ0	DQ0	2		65	DQ15	DQ7
VDDQ	VDDQ	3		64	VSSQ	VSSQ
NC	DQ1	4		63	DQ14	NC
DQ1	DQ2	5		62	DQ13	DQ6
VSSQ	VSSQ	6		61	VDDQ	VDDQ
NC	DQ3	7		60	DQ12	NC
DQ2	DQ4	8		59	DQ11	DQ5
VDDQ	VDDQ	9		58	VSSQ	VSSQ
NC	DQ5	10		57	DQ10	NC
DQ3	DQ6	11		56	DQ9	DQ4
VSSQ	VSSQ	12		55	VDDQ	VDDQ
NC	DQ7	13		54	DQ8	NC
NC	NC	14		53	NC	NC
VDDQ	VDDQ	15	400mil X 875mil	52	VSSQ	VSSQ
NC	LDQS	16	66pin TSOP -II	51	UDQS	DQS
NC	NC	17		50	NC	NC
VDD	VDD	18	0.65mm pin pitch	49	VREF	VREF
NC	NC	19		48	VSS	VSS
NC	LDM	20	(Lead free)	47	UDM	DM
/WE	/WE	21		46	/CK	/CK
/CAS	/CAS	22		45	CK	CK
/RAS	/RAS	23		44	CKE	CKE
/CS	/CS	24		43	NC	NC
NC	NC	25		42	A12	A12
BA0	BA0	26		41	A11	A11
BA1	BA1	27		40	A9	A9
A10/AP	A10/AP	28		39	A8	A8
A0	A0	29		38	A7	A7
A1	A1	30		37	A6	A6
A2	A2	31		36	A5	A5
A3	A3	32		35	A4	A4
VDD	VDD	33		34	VSS	VSS

ROW AND COLUMN ADDRESS TABLE


ITEMS	64Mx8	32Mx16
Organization	16M x 8 x 4banks	8M x 16 x 4banks
Row Address	A0 - A12	A0 - A12
Column Address	A0-A9, A11	A0-A9
Bank Address	BA0, BA1	BA0, BA1
Auto Precharge Flag	A10	A10
Refresh	8K	8K

PIN DESCRIPTION

PIN	TYPE	DESCRIPTION
CK, /CK	Input	Clock: CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).
CKE	Input	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after VDD is applied.
/CS	Input	Chip Select: Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All commands are masked when CS is registered high. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code.
BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRECHARGE command is being applied.
A0 ~ A12	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be pre-charged, the bank is selected by BA0, BA1. The address inputs also provide the op code during a MODE REGISTER SET command. BA0 and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS).
/RAS, /CAS, /WE	Input	Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered.
DM (LDM,UDM)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM corresponds to the data on DQ8-Q15.
DQS (LDQS,UDQS)	I/O	Data Strobe: Output with read data, input with write data. Edge aligned with read data, centered in write data. Used to capture write data. For the x16, LDQS corresponds to the data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15.
DQ	I/O	Data input / output pin: Data bus
VDD/VSS	Supply	Power supply for internal circuits and input buffers.
VDDQ/VSSQ	Supply	Power supply for output buffers for noise immunity.
VREF	Supply	Reference voltage for inputs for SSTL interface.
NC	NC	No connection.


FUNCTIONAL BLOCK DIAGRAM (64Mx8)

4Banks x 16Mbit x 8 I/O Double Data Rate Synchronous DRAM



FUNCTIONAL BLOCK DIAGRAM (32Mx16)

4Banks x 8Mbit x 16 I/O Double Data Rate Synchronous DRAM



SIMPLIFIED COMMAND TRUTH TABLE

Command		CKEn-1	CKEn	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	ADDR	A10 / AP	BA	Note
Extended Mode Register Set		H	X	L	L	L	L	OP code			1,2
Mode Register Set		H	X	L	L	L	L	OP code			1,2
Device Deselect		H	X	H	X	X	X	X			1
No Operation				L	H	H	H				
Bank Active		H	X	L	L	H	H	RA		V	1
Read		H	X	L	H	L	H	CA	L	V	1
Read with Autoprecharge									H		1,3
Write		H	X	L	H	L	L	CA	L	V	1
Write with Autoprecharge									H		1,4
Precharge All Banks		H	X	L	L	H	L	X	H	X	1,5
Precharge selected Bank									L	V	1
Read Burst Stop		H	X	L	H	H	L	X			1
Auto Refresh		H	H	L	L	L	H	X			1
Self Refresh	Entry	H	L	L	L	L	H	X			1
	Exit	L	H	H	X	X	X				1
				L	H	H	H				
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X			1
				L	H	H	H				1
	Exit	L	H	H	X	X	X				1
				L	H	H	H				1
Active Power Down Mode	Entry	H	L	H	X	X	X	X			1
				L	V	V	V				1
	Exit	L	H	X							1

(H=Logic High Level, L=Logic Low Level, X=Don't Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation)

Note :

- UDM, LDM states are Don't Care. Refer to below Write Mask Truth Table.(note 6)
- OP Code(Operand Code) consists of A0~A12 and BA0~BA1 used for Mode Register setting during Extended MRS or MRS. Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP period from Prechagre command.
- If a Read with Auto-precharge command is detected by memory component in CK(n), then there will be no command presented to activate bank until CK(n+BL/2+tRP).
- If a Write with Auto-precharge command is detected by memory component in CK(n), then there will be no command presented to activate bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time(tWR) is needed to guarantee that the last data have been completely written.
- If A10/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be precharged.
- In here, Don't Care means logical value only, it doesn't mean 'Don't care for DC level of each signals'. DC level should be out of $V_{IHmin} \sim V_{ILmax}$


WRITE MASK TRUTH TABLE

Function	CKEn-1	CKEn	/CS, /RAS, /CAS, /WE	DM	ADDR	A10/ AP	BA	Note
Data Write	H	X	X	L		X		1,2
Data-In Mask	H	X	X	H		X		1,2

Note :

- Write Mask command masks burst write data with reference to LDQS/UDQS(Data Strokes) and it is not related with read data. In case of x16 data I/O, LDM and UDM control lower byte(DQ0~7) and Upper byte(DQ8~15) respectively.
- In here, Don't Care means logical value only, it doesn't mean 'Don't care for DC level of each signals'. DC level should be out of $V_{IHmin} \sim V_{ILmax}$

SIMPLIFIED STATE DIAGRAM



POWER-UP SEQUENCE AND DEVICE INITIALIZATION

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to VDD, then to VDDQ, and finally to VREF (and to the system VTT). VTT must be applied after VDDQ to avoid device latch-up, which may cause permanent damage to the device. VREF can be applied anytime after VDDQ, but is expected to be nominally coincident with VTT. Except for CKE, inputs are not recognized as valid until after VREF is applied. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after VDD is applied. Maintaining an LVCMOS LOW level on CKE during power-up is required to guarantee that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200us delay prior to applying an executable command.

Once the 200us delay has been satisfied, a DESELECT or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a EXTENDED MODE REGISTER SET command should be issued for the Extended Mode Register, to enable the DLL, then a MODE REGISTER SET command should be issued for the Mode Register, to reset the DLL, and to program the operating parameters. After the DLL reset, tXSRD(DLL locking time) should be satisfied for read command. After the Mode Register set command, a PRECHARGE ALL command should be applied, placing the device in the all banks idle state.


Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a MODE REGISTER SET command for the Mode Register, with the reset DLL bit deactivated low (i.e. to program operating parameters without resetting the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.

1. Apply power - VDD, VDDQ, VTT, VREF in the following power up sequencing and attempt to maintain CKE at LVCMOS low state. (All the other input pins may be undefined.)
 - VDD and VDDQ are driven from a single power converter output.
 - VTT is limited to 1.44V (reflecting VDDQ(max)/2 + 50mV VREF variation + 40mV VTT variation).
 - VREF tracks VDDQ/2.
 - A minimum resistance of 42 Ohms (22 ohm series resistor + 22 ohm parallel resistor - 5% tolerance) limits the input current from the VTT supply into any pin.
 - If the above criteria cannot be met by the system design, then the following sequencing and voltage relationship must be adhered to during power up.

Voltage description	Sequencing	Voltage relationship to avoid latch-up
VDDQ	After or with VDD	$< VDD + 0.3V$
VTT	After or with VDDQ	$< VDDQ + 0.3V$
VREF	After or with VDDQ	$< VDDQ + 0.3V$


2. Start clock and maintain stable clock for a minimum of 200usec.
3. After stable power and clock, apply NOP condition and take CKE high.
4. Issue Extended Mode Register Set (EMRS) to enable DLL.
5. Issue Mode Register Set (MRS) to reset DLL and set device to idle state with bit A8=high. (An additional 200 cycles(tXSRD) of clock are required for locking DLL)
6. Issue Precharge commands for all banks of the device.
7. Issue 2 or more Auto Refresh commands.
8. Issue a Mode Register Set command to initialize the mode register with bit A8 = Low

Power-Up Sequence



MODE REGISTER SET (MRS)

The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length, burst type, test mode, DLL reset. The mode register is programed via MRS command. This command is issued by the low signals of /RAS, /CAS, /CS, /WE and BA0. This command can be issued only when all banks are in idle state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to write the data in mode register. During the MRS cycle, any command cannot be issued. Once mode register field is determined, the information will be held until reset by another MRS command.



BURST DEFINITION

Burst Length	Starting Address (A2,A1,A0)	Sequential	Interleave
2	XX0	0, 1	0, 1
	XX1	1, 0	1, 0
4	X00	0, 1, 2, 3	0, 1, 2, 3
	X01	1, 2, 3, 0	1, 0, 3, 2
	X10	2, 3, 0, 1	2, 3, 0, 1
	X11	3, 0, 1, 2	3, 2, 1, 0
8	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
	011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

BURST LENGTH & TYPE

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths of 2, 4 or 8 locations are available for both the sequential and the interleaved burst types. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2 -Ai when the burst length is set to four and by A3 -Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both Read and Write bursts.

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Burst Definition Table

CAS LATENCY

The Read latency or CAS latency is the delay in clock cycles between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2 or 2.5 clocks for DDR266/333 or 3 clocks for DDR400 product.

If a Read command is registered at clock edge n , and the latency is m clocks, the data is available nominally coincident with clock edge $n + m$.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

DLL RESET

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur to allow time for the internal clock to lock to the externally applied clock before any command can be issued.


OUTPUT DRIVER IMPEDANCE CONTROL

The normal drive strength for all outputs is specified to be SSTL_2, Class II. Hynix also supports a half strength driver option, intended for lighter load and/or point-to-point environments. Selection of the half strength driver option will reduce the output drive strength by 50% of that of the full strength driver. I-V curves for both the full strength driver and the half strength driver are included in this document.

EXTENDED MODE REGISTER SET (EMRS)

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, output driver strength selection(optional). These functions are controlled via the bits shown below. The Extended Mode Register is programmed via the Mode Register Set command (BA0=1 and BA1=0) and will retain the stored information until it is programmed again or the device loses power.

The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements will result in unspecified operation.



* This part do not support/QFC function, A2 must be programmed to Zero.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Operating Temperature (Ambient)	TA	0 ~ 70(Commercial Part)	°C
		-40 ~ 85(Industrial Part)	°C
Storage Temperature	TSTG	-55 ~ 150	°C
Voltage on VDD relative to VSS	VDD	-1.0 ~ 3.6	V
Voltage on VDDQ relative to VSS	VDDQ	-1.0 ~ 3.6	V
Voltage on inputs relative to VSS	VINPUT	-1.0 ~ 3.6	V
Voltage on I/O pins relative to VSS	VIO	-0.5 ~ 3.6	V
Output Short Circuit Current	IOS	50	mA
Soldering Temperature · Time	TSOLDER	260 · 10	°C · Sec

Note: Operation at above absolute maximum rating can adversely affect device reliability

DC OPERATING CONDITIONS (TA=-40 to 85 °C, Voltage referenced to VSS = 0V)

Parameter	Symbol	Min	Typ.	Max	Unit
Power Supply Voltage	VDD	2.3	2.5	2.7	V
Power Supply Voltage ¹	VDDQ	2.3	2.5	2.7	V
Input High Voltage	VIH	VREF + 0.15	-	VDDQ + 0.3	V
Input Low Voltage ²	VIL	-0.3	-	VREF - 0.15	V
Termination Voltage	VTT	VREF - 0.04	VREF	VREF + 0.04	V
Reference Voltage ³	VREF	0.49*VDDQ	0.5*VDDQ	0.51*VDDQ	V
Input Voltage Level, CK and CK inputs	VIM(DC)	-0.3	-	VDDQ+0.3	V
Input Differential Voltage, CK and CK inputs ⁴	VID(DC)	0.36	-	VDDQ+0.6	V
V-I Matching: Pullup to Pulldown Current Ratio ⁵	VI(RATIO)	0.71	-	1.4	-
Input Leakage Current ⁶	ILI	-2	-	2	uA
Output Leakage Current ⁷	ILO	-5	-	5	uA
Normal Strength Output Driver (VOUT=VTT±0.84)	Output High Current (min VDDQ, min VREF, min VTT)	IOH	-16.8	-	mA
	Output Low Current (min VDDQ, max VREF, max VTT)	IOL	16.8	-	mA
Half Strength Output Driver (VOUT=VTT±0.68)	Output High Current (min VDDQ, min VREF, min VTT)	IOH	-13.6	-	mA
	Output Low Current (min VDDQ, max VREF, max VTT)	IOL	13.6	-	mA

Note:

1. VDDQ must not exceed the level of VDD.
2. VIL (min) is acceptable -1.5V AC pulse width with ≤ 5ns of duration.
3. VREF is expected to be equal to 0.5*VDDQ of the transmitting device, and to track variations in the dc level of the same.
Peak to peak noise on VREF may not exceed ±2% of the DC value.
4. VID is the magnitude of the difference between the input level on CK and the input level on /CK.

5. The ratio of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltages from 0.25V to 1.0V. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1/7 for device drain to source voltages from 0.1 to 1.0.
6. $V_{IN}=0$ to V_{DD} , All other pins are not tested under $V_{IN}=0V$.
7. DQs are disabled, $V_{OUT}=0$ to V_{DDQ}

IDD SPECIFICATION AND CONDITIONS (TA=-40 to 85 °C, Voltage referenced to VSS = 0V)

Test Conditions

Test Condition	Symbol
Operating Current: One bank; Active - Precharge; $t_{RC}=t_{RC}(\min)$; $t_{CK}=t_{CK}(\min)$; DQ,DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	I_{DD0}
Operating Current: One bank; Active - Read - Precharge; Burst Length=2; $t_{RC}=t_{RC}(\min)$; $t_{CK}=t_{CK}(\min)$; address and control inputs changing once per clock cycle	I_{DD1}
Precharge Power Down Standby Current: All banks idle; Power down mode; CKE=Low, $t_{CK}=t_{CK}(\min)$	I_{DD2P}
Idle Standby Current: $/CS=High$, All banks idle; $t_{CK}=t_{CK}(\min)$; CKE=High; address and control inputs changing once per clock cycle. $V_{IN}=V_{REF}$ for DQ, DQS and DM	I_{DD2F}
Idle Quiet Standby Current: $/CS \geq V_{ih}(\min)$; All banks idle; CKE $\geq V_{ih}(\min)$; Addresses and other control inputs stable, $V_{in}=V_{ref}$ for DQ, DQS and DM	I_{DD2Q}
Active Power Down Standby Current: One bank active; Power down mode; CKE=Low, $t_{CK}=t_{CK}(\min)$	I_{DD3P}
Active Standby Current: $/CS=HIGH$; CKE=HIGH; One bank; Active-Precharge; $t_{RC}=t_{RAS}(\max)$; $t_{CK}=t_{CK}(\min)$; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	I_{DD3N}
Operating Current: Burst=2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK}=t_{CK}(\min)$; $I_{OUT}=0mA$	I_{DD4R}
Operating Current: Burst=2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK}=t_{CK}(\min)$; DQ, DM and DQS inputs changing twice per clock cycle	I_{DD4W}
Auto Refresh Current: $t_{RC}=t_{RFC}(\min) - 8 \cdot t_{CK}$ for DDR200 at 100Mhz, $10 \cdot t_{CK}$ for DDR266A & DDR266B at 133Mhz; distributed refresh $t_{RC}=t_{RFC}(\min) - 14 \cdot t_{CK}$ for DDR400 at 200Mhz	I_{DD5}
Self Refresh Current: CKE $\leq 0.2V$; External clock on; $t_{CK}=t_{CK}(\min)$	I_{DD6}
Operating Current - Four Bank Operation: Four bank interleaving with BL=4, Refer to the following page for detailed test condition	I_{DD7}

DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7

IDD1: Operating current: One bank operation

1. Typical Case: VDD = 2.5V, T=25 °C for DDR200, 266, 333; VDD = 2.6V, T=25 °C for DDR400
2. Worst Case: VDD = 2.7V, T= 0 °C
3. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. Iout = 0mA
4. Timing patterns
 - DDR200(100Mhz, CL=2): tCK = 10ns, CL2, BL=2, tRCD = 2*tCK, tRC = 10*tCK, tRAS = 5*tCK
Read: A0 N R0 N N P0 N A0 N - repeat the same timing with random address changing
50% of data changing at every burst
 - DDR266B(133Mhz, CL=2.5): tCK = 7.5ns, CL=2.5, BL=4, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 5*tCK
Read: A0 N N R0 N P0 N N A0 N - repeat the same timing with random address changing
50% of data changing at every burst
 - DDR266A (133Mhz, CL=2): tCK = 7.5ns, CL=2, BL=4, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 5*tCK
Read: A0 N N R0 N P0 N N A0 N - repeat the same timing with random address changing
50% of data changing at every burst
 - DDR333(166Mhz, CL=2.5): tCK = 6ns, CL=2, BL=4, tRCD = 3*tCK, tRC = 10*tCK, tRAS = 7*tCK
Read: A0 N N R0 N N P0 N A0 N - repeat the same timing with random address changing
50% of data changing at every burst
 - DDR400(200Mhz, CL=3): tCK = 5ns, CL=3, BL=4, tRCD = 3*tCK, tRC = 11*tCK, tRAS = 8*tCK
Read: A0 N N R0 N N P0 N N - repeat the same timing with random address changing
50% of data changing at every burst

Legend: A=Activate, R=Read, W=Write, P=Precharge, N=NOP

IDD7: Operating current: Four bank operation

1. Typical Case: VDD = 2.5V, T=25 °C for DDR200, 266, 333; VDD = 2.6V, T=25 °C for DDR400
2. Worst Case: VDD = 2.7V, T= 0 °C
3. Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on NOP edge are not changing. Iout = 0mA
4. Timing patterns
 - DDR200(100Mhz, CL=2): tCK = 10ns, CL2, BL=4, tRRD = 2*tCK, tRCD= 3*tCK, Read with Autoprecharge
Read: A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 - repeat the same timing with random address changing
50% of data changing at every burst
 - DDR266B(133Mhz, CL=2.5): tCK = 7.5ns, CL=2.5, BL=4, tRRD = 2*tCK, tRCD = 3*tCK Read with autoprecharge
Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
50% of data changing at every burst
 - DDR266A (133Mhz, CL=2): tCK = 7.5ns, CL2=2, BL=4, tRRD = 2*tCK, tRCD = 3*tCK
Read: A0 N A1 R0 A2 R1 A3 R2 A0 N A1 R0 - repeat the same timing with random address changing
50% of data changing at every burst
 - DDR333(166Mhz, CL=2.5): tCK = 6ns, CL=2.5, BL=4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge
Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
50% of data changing at every burst
 - DDR400(200Mhz, CL=3): tCK = 5ns, CL = 2, BL = 4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge
Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
50% of data changing at every burst

Legend: A=Activate, R=Read, W=Write, P=Precharge, N=NOP

IDD Specification

64Mx8

Parameter	Symbol	Speed					Unit
		DDR500	DDR400B	DDR333	DDR266A	DDR266B	
Operating Current	IDD0	90	80	65	65	65	mA
Operating Current	IDD1	100	90	80	80	80	mA
Precharge Power Down Standby Current	IDD2P	5	5	5	5	5	mA
Idle Standby Current	IDD2F	23	23	23	23	23	mA
Idle Quiet Standby Current	IDD2Q	20	20	20	20	20	mA
Active Power Down Standby Current	IDD3P	20	20	15	15	15	mA
Active Standby Current	IDD3N	40	40	40	40	40	mA
Operating Current	IDD4R	150	135	95	95	95	mA
Operating Current	IDD4W	160	135	110	110	110	
Auto Refresh Current	IDD5	160	135	100	100	100	
Self Refresh Current	Normal	IDD6	5	5	5	5	mA
			3	3	3	3	mA
Operating Current - Four Bank Operation	IDD7	310	260	240	240	240	mA

32Mx16

Parameter	Symbol	Speed					Unit
		DDR500	DDR400B	DDR333	DDR266A	DDR266B	
Operating Current	IDD0	90	80	65	65	65	mA
Operating Current	IDD1	100	90	80	80	80	mA
Precharge Power Down Standby Current	IDD2P	5	5	5	5	5	mA
Idle Standby Current	IDD2F	23	23	23	23	23	mA
Idle Quiet Standby Current	IDD2Q	20	20	20	20	20	mA
Active Power Down Standby Current	IDD3P	20	20	15	15	15	mA
Active Standby Current	IDD3N	40	40	40	40	40	mA
Operating Current	IDD4R	150	135	95	95	95	mA
Operating Current	IDD4W	160	135	110	110	110	
Auto Refresh Current	IDD5	160	135	100	100	100	
Self Refresh Current	Normal	IDD6	5	5	5	5	mA
			3	3	3	3	mA
Operating Current - Four Bank Operation	IDD7	310	260	240	240	240	mA

AC OPERATING CONDITIONS (TA=-40 to 85 °C, Voltage referenced to VSS = 0V)

Parameter	Symbol	Min	Max	Unit
Input High (Logic 1) Voltage, DQ, DQS and DM signals	$V_{IH}(AC)$	$V_{REF} + 0.31$	-	V
Input Low (Logic 0) Voltage, DQ, DQS and DM signals	$V_{IL}(AC)$	-	$V_{REF} - 0.31$	V
Input Differential Voltage, CK and /CK inputs ¹	$V_{ID}(AC)$	0.7	$V_{DDQ} + 0.6$	V
Input Crossing Point Voltage, CK and /CK inputs ²	$V_{IX}(AC)$	$0.5 \cdot V_{DDQ} - 0.2$	$0.5 \cdot V_{DDQ} + 0.2$	V

Note:

1. V_{ID} is the magnitude of the difference between the input level on CK and the input on /CK.
2. The value of V_{IX} is expected to equal $0.5 \cdot V_{DDQ}$ of the transmitting device and must track variations in the DC level of the same.

*For more information about AC Overshoot/Undershoot Specifications, refer to "Device Operation" section in hynix website.

AC OPERATING TEST CONDITIONS (TA=-40 to 85°C, Voltage referenced to VSS = 0V)

Parameter	Value	Unit
Reference Voltage	$V_{DDQ} \times 0.5$	V
Termination Voltage	$V_{DDQ} \times 0.5$	V
AC Input High Level Voltage (VIH, min)	$V_{REF} + 0.31$	V
AC Input Low Level Voltage (VIL, max)	$V_{REF} - 0.31$	V
Input Timing Measurement Reference Level Voltage	V_{REF}	V
Output Timing Measurement Reference Level Voltage	V_{TT}	V
Input Signal maximum peak swing	1.5	V
Input minimum Signal Slew Rate	1	V/ns
Termination Resistor (RT)	50	Ω
Series Resistor (RS)	25	W
Output Load Capacitance for Access Time Measurement (CL)	30	pF

AC CHARACTERISTICS (note: 1 - 9 / AC operating conditions unless otherwise noted)

Parameter		Symbol	DDR500		DDR400B		DDR333		DDR266A		DDR266B		UNIT
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Row Cycle Time		tRC	48	-	55	-	60	-	65	-	65	-	ns
Auto Refresh Row Cycle Time		tRFC	56	-	70	-	72	-	75	-	75	-	ns
Row Active Time		tRAS	32	70K	40	70K	42	70K	45	120K	45	120K	ns
Active to Read with Auto Precharge Delay		tRAP	tRCD or tRASmin	-	tRCD or tRASmin	-	tRCD or tRASmin	-	tRCD or tRASmin	-	tRCD or tRASmin	-	ns
Row Address to Column Address Delay		tRCD	16	-	15	-	18	-	20	-	20	-	ns
Row Active to Row Active Delay		tRRD	8	-	10	-	12	-	15	-	15	-	ns
Column Address to Column Address Delay		tCCD	1	-	1	-	1	-	1	-	1	-	tCK
Row Precharge Time		tRP	16	-	15	-	18	-	20	-	20	-	ns
Write Recovery Time		tWR	15	-	15	-	15	-	15	-	15	-	ns
Internal Write to Read Command Delay		tWTR	2	-	2	-	1	-	1	-	1	-	tCK
Auto Precharge Write Recovery + Precharge Time ²²		tDAL	(tWR/tCK) + (tRP/tCK)	-	(tWR/tCK) + (tRP/tCK)	-	(tWR/tCK) + (tRP/tCK)	-	(tWR/tCK) + (tRP/tCK)	-	(tWR/tCK) + (tRP/tCK)	-	tCK
System Clock Cycle Time ²⁴	CL = 4	tCK	4	7									ns
	CL = 3				5	10	-	-	-	-	-	-	ns
	CL = 2.5				6	12	6	12	7.5	12	7.5	12	ns
	CL = 2				7.5	12	7.5	12	7.5	12	10	12	ns
Clock High Level Width		tCH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK
Clock Low Level Width		tCL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK
Data-Out edge to Clock edge Skew		tAC	-0.65	0.65	-0.7	0.7	-0.7	0.7	-0.75	0.75	-0.75	0.75	ns
DQS-Out edge to Clock edge Skew		tDQSCK	-0.55	0.55	-0.55	0.55	-0.6	0.6	-0.75	0.75	-0.75	0.75	ns
DQS-Out edge to Data-Out edge Skew ²¹		tDQSQ	-	0.35	-	0.4	-	0.45	-	0.5	-	0.5	ns
Data-Out hold time from DQS ²⁰		tQH	tHP - tQHS	-	tHP - tQHS	-	tHP - tQHS	-	tHP - tQHS	-	tHP - tQHS	-	ns
Clock Half Period ^{19,20}		tHP	min (tCL, tCH)	-	min (tCL, tCH)	-	min (tCL, tCH)	-	min (tCL, tCH)	-	min (tCL, tCH)	-	ns
Data Hold Skew Factor ²⁰		tQHS	-	0.5	-	0.5	-	0.55	-	0.75	-	0.75	ns
Valid Data Output Window		tDV	tQH-tDQSQ		tQH-tDQSQ		tQH-tDQSQ		tQH-tDQSQ		tQH-tDQSQ		ns

- Continue

Parameter	Symbol	DDR500		DDR400B		DDR333		DDR266A		DDR266B		UNIT
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Data-out high-impedance window from CK, $/\text{CK}^{10}$	tHZ	-0.65	0.65	-0.7	0.7	-0.7	0.7	-0.75	0.75	-0.75	0.75	ns
Data-out low-impedance window from CK, $/\text{CK}^{10}$	tLZ	-0.65	0.65	-0.7	0.7	-0.7	0.7	-0.75	0.75	-0.75	0.75	ns
Input Setup Time (fast slew rate) ^{14,16-18}	tIS	0.6	-	0.6	-	0.75	-	0.9	-	0.9	-	ns
Input Hold Time (fast slew rate) ^{14,16-18}	tIH	0.6	-	0.6	-	0.75	-	0.9	-	0.9	-	ns
Input Setup Time (slow slew rate) ¹⁵⁻¹⁸	tIS	0.6	-	0.7	-	0.8	-	1.0	-	1.0	-	ns
Input Hold Time (slow slew rate) ¹⁵⁻¹⁸	tIH	0.6	-	0.7	-	0.8	-	1.0	-	1.0	-	ns
Input Pulse Width ¹⁷	tIPW	2.2	-	2.2	-	2.2	-	2.2	-	2.2	-	ns
Write DQS High Level Width	tDQSH	0.35	-	0.35	-	0.35	-	0.35	-	0.35	-	tCK
Write DQS Low Level Width	tDQSL	0.35	-	0.35	-	0.35	-	0.35	-	0.35	-	tCK
Clock to First Rising edge of DQS-In	tDQSS	0.72	1.25	0.72	1.25	0.75	1.25	0.75	1.25	0.75	1.25	tCK
DQS falling edge to CK setup time	tDSS	0.2	-	0.2	-	0.2	-	0.2	-	0.2	-	tCK
DQS falling edge hold time from CK	tDSH	0.2	-	0.2	-	0.2	-	0.2	-	0.2	-	tCK
DQ & DM input setup time ²⁵	tDS	0.4	-	0.4	-	0.45	-	0.5	-	0.5	-	ns
DQ & DM input hold time ²⁵	tDH	0.4	-	0.4	-	0.45	-	0.5	-	0.5	-	ns
DQ & DM Input Pulse Width ¹⁷	tDIPW	1.6	-	1.75	-	1.75	-	1.75	-	1.75	-	ns
Read DQS Preamble Time	tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	tCK
Read DQS Postamble Time	tRPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK
Write DQS Preamble Setup Time ¹²	tWPRES	0	-	0	-	0	-	0	-	0	-	ns
Write DQS Preamble Hold Time	tWPREH	0.25	-	0.25	-	0.25	-	0.25	-	0.25	-	tCK
Write DQS Postamble Time ¹¹	tWPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK
Mode Register Set Delay	tMRD	2	-	2	-	2	-	2	-	2	-	tCK
Exit Self Refresh to non-Read command ²³	tXSNR	75	-	75	-	75	-	75	-	75	-	ns
Exit Self Refresh to Read command	tXSRD	200	-	200	-	200	-	200	-	200	-	tCK
Average Periodic Refresh Interval ^{13,25}	tREFI	-	7.8	-	7.8	-	7.8	-	7.8	-	7.8	us

Note:

1. All voltages referenced to Vss.
2. Tests for ac timing, IDD, and electrical, ac and dc characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Below figure represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).




Figure: Timing Reference Load

4. AC timing and IDD tests may use a VIL to VIHswing of up to 1.5 V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK, /CK), and parameter specifications are guaranteed for the specified ac input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between VIL(ac) and VIH(ac).
5. The ac and dc input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the ac input level and will remain in that state as long as the signal does not ring back above (below) the dc input LOW (HIGH) level.
6. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE $\leq 0.2V_{DDQ}$ is recognized as LOW.
7. The CK, /CK input reference level (for timing referenced to CK, /CK) is the point at which CK and /CK cross; the input reference level for signals other than CK, /CK is VREF.
8. The output timing reference voltage level is VTT.
9. Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
10. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level but specify when the device output is no longer driving (HZ), or begins driving (LZ).
11. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
12. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
13. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
14. For command/address input slew rate ≥ 1.0 V/ns.
15. For command/address input slew rate ≥ 0.5 V/ns and < 1.0 V/ns
16. For CK & /CK slew rate ≥ 1.0 V/ns (single-ended)
17. These parameters guarantee device timing, but they are not necessarily tested on each device.
They may be guaranteed by device design or tester correlation.
18. Slew Rate is measured between VOH(ac) and VOL(ac).
19. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH).
For example, tCL and tCH are = 50% of the period, less the half period jitter (tJIT(HP)) of the clock source, and less the half period jitter due to crosstalk (tJIT(crosstalk)) into the clock traces.

20. $t_{QH} = t_{HP} - t_{QHS}$, where:

t_{HP} = minimum half clock period for any given cycle and is defined by clock high or clock low (t_{CH} , t_{CL}). t_{QHS} accounts for 1) The pulse duration distortion of on-chip clock circuits; and 2) The worst case push--out of DQS on one transition followed by the worst case pull--in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers.

21. t_{DQSQ} :

Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.

22. $t_{DAL} = (t_{WR}/t_{CK}) + (t_{RP}/t_{CK})$

For each of the terms above, if not already an integer, round to the next highest integer.

Example: For DDR266B at CL=2.5 and $t_{CK}=7.5$ ns

$t_{DAL} = ((15 \text{ ns} / 7.5 \text{ ns}) + (20 \text{ ns} / 7.5 \text{ ns}))$ clocks

= ((2) + (3)) clocks

= 5 clocks

23. In all circumstances, t_{XSNR} can be satisfied using

$t_{XSNR} = t_{RFCmin} + 1 * t_{CK}$

24. The only time that the clock frequency is allowed to change is during self-refresh mode.

25. If refresh timing or t_{DS}/t_{DH} is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.

SYSTEM CHARACTERISTICS CONDITIONS for DDR SDRAMs

The following tables are described specification parameters that required in systems using DDR devices to ensure proper performance. These characteristics are for system simulation purposes and are guaranteed by design.

Input Slew Rate for DQ/DM/DQS (Table a.)

AC CHARACTERISTICS		DDR500		DDR400		DDR333		DDR266		DDR200		UNIT	Note
PARAMETER	Symbol	min	max	min	max	min	max	min	max	min	max		
DQ/DM/DQS input slew rate measured between VIH(DC), VIL(DC) and VIH(DC), VIH(DC)	DCSLEW	0.5	4.0	0.5	4.0	0.5	4.0	0.5	4.0	0.5	4.0	V/ns	1,12

Address & Control Input Setup & Hold Time Derating (Table b.)

Input Slew Rate	Delta tIS	Delta tIH	UNIT	Note
0.5 V/ns	0	0	ps	9
0.4 V/ns	+50	0	ps	9
0.3 V/ns	+100	0	ps	9

DQ & DM Input Setup & Hold Time Derating (Table c.)

Input Slew Rate	Delta tDS	Delta tDH	UNIT	Note
0.5 V/ns	0	0	ps	11
0.4 V/ns	+75	0	ps	11
0.3 V/ns	+150	0	ps	11

DQ & DM Input Setup & Hold Time Derating for Rise/Fall Delta Slew Rate (Table d.)

Input Slew Rate	Delta tDS	Delta tDH	UNIT	Note
±0.0 ns/V	0	0	ps	10
±0.25 ns/V	+50	+50	ps	10
±0.5 ns/V	+100	+100	ps	10

Output Slew Rate Characteristics (for x8 Devices) (Table e.)

Slew Rate Characteristic	Typical Range (V/ns)	Minimum (V/ns)	Maximum (V/ns)	Note
Pullup Slew Rate	1.2 - 2.5	1.0	4.5	1,3,4,6,7,8
Pulldown Slew Rate	1.2 - 2.5	1.0	4.5	2,3,4,6,7,8

Output Slew Rate Characteristics (for x16 Device) (Table f.)

Slew Rate Characteristic	Typical Range (V/ns)	Minimum (V/ns)	Maximum (V/ns)	Note
Pullup Slew Rate	1.2 - 2.5	1.0	4.5	1,3,4,6,7,8
Pulldown Slew Rate	1.2 - 2.5	1.0	4.5	2,3,4,6,7,8

Output Slew Rate Matching Ratio Characteristics (Table g.)

Slew Rate Characteristic	DDR266A		DDR266B		DDR200		Note
	min	max	min	max	min	max	
Output Slew Rate Matching Ratio (Pullup to Pulldown)	-	-	-	-	0.71	1.4	5,12

Note:

1. Pullup slew rate is characterized under the test conditions as shown in below Figure.




Figure: Pullup Slew rate

2. Pulldown slew rate is measured under the test conditions shown in below Figure.




Figure: Pulldown Slew rate

3. Pullup slew rate is measured between $(VDDQ/2 - 320\text{ mV} \pm 250\text{ mV})$
Pulldown slew rate is measured between $(VDDQ/2 + 320\text{ mV} \pm 250\text{ mV})$
Pullup and Pulldown slew rate conditions are to be met for any pattern of data, including all outputs switching and only one output switching.

Example: For typical slew, DQ0 is switching

For minimum slew rate, all DQ bits are switching worst case pattern

For maximum slew rate, only one DQ is switching from either high to low, or low to high.

The remaining DQ bits remain the same as for previous state.

4. Evaluation conditions

Typical: 25 °C (Ambient), VDDQ = nominal, typical process

Minimum: 70 °C (Ambient), VDDQ = minimum, slow-slow process

Maximum: 0 °C (Ambient), VDDQ = Maximum, fast-fast process


5. The ratio of pullup slew rate to pulldown slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.
6. Verified under typical conditions for qualification purposes.
7. TSOP-II package devices only.
8. Only intended for operation up to 256 Mbps per pin.
9. A derating factor will be used to increase tIS and tIH in the case where the input slew rate is below 0.5 V/ns as shown in Table b.
The Input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions.
10. A derating factor will be used to increase tDS and tDH in the case where DQ, DM, and DQS slew rates differ, as shown in Tables c & d. Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, fall rate. Input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions. The delta rise/fall rate is calculated as:
 $\{1/(\text{Slew Rate1})\} - \{1/(\text{slew Rate2})\}$
For example:
If Slew Rate 1 is 0.5 V/ns and Slew Rate 2 is 0.4 V/ns, then the delta rise, fall rate is -0.5 ns/V. Using the table given, this would result in the need for an increase in tDS and tDH of 100ps.
11. Table c is used to increase tDS and tDH in the case where the I/O slew rate is below 0.5 V/ns. The I/O slew rate is based on the lesser of the AC-AC slew rate and the DC-DC slew rate. The input slew rate is based on the lesser of the slew rates determined by either VIH(ac) to VIL(AC) or VIH(DC) to VIL(DC), and similarly for rising transitions.
12. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.

CAPACITANCE ($T_A=25^{\circ}\text{C}$, $f=100\text{MHz}$)

Parameter	Pin	Symbol	Min	Max	Unit
Input Clock Capacitance	CK, /CK	C _{I1}	2.0	3.0	pF
Delta Input Clock Capacitance	CK, /CK	Delta C _{I1}	-	0.25	pF
Input Capacitance	All other input-only pins	C _{I1}	2.0	3.0	pF
Delta Input Capacitance	All other input-only pins	Delta C _{I2}	-	0.5	pF
Input / Output Capacitance	DQ, DQS, DM	C _{IO}	4.0	5.0	pF
Delta Input / Output Capacitance	DQ, DQS, DM	Delta C _{IO}	-	0.5	pF

Note:

1. VDD = min. to max., VDDQ = 2.3V to 2.7V, VoDC = VDDQ/2, Vopeak-to-peak = 0.2V
2. Pins not under test are tied to GND.
3. These values are guaranteed by design and are tested on a sample basis only.

OUTPUT LOAD CIRCUIT


PACKAGE INFORMATION

400mil 66pin Thin Small Outline Package

