

2N6306
2N6307, 2N6308

HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line-operated amplifier applications. Especially well suited for switching power supply applications in associated consumer products.

- High Collector-Base Voltage —
V_{CB} = 500 Vdc — 2N6306
= 600 Vdc — 2N6307
= 700 Vdc — 2N6308
- Excellent DC Current Gain @ I_C = 3.0 Adc
h_{FE} = 15 - 75 — 2N6306, 2N6307
= 12 - 60 — 2N6308
- Low Collector-Emitter Saturation Voltage @ I_C = 3.0 Adc
V_{CE(sat)} = 0.8 Vdc (Max) — 2N6306
= 1.0 Vdc (Max) — 2N6307
= 1.5 Vdc (Max) — 2N6308
- Current Gain Bandwidth Product —
f_T = 5.0 MHz (Min) @ I_C = 0.3 Adc


***MAXIMUM RATINGS**

Rating	Symbol	2N6306	2N6307	2N6308	Unit
Collector-Base Voltage	V _{CB}	500	600	700	Vdc
Collector-Emitter Voltage	V _{CEO}	250	300	350	Vdc
Emitter-Base Voltage	V _{EB}	8.0			Vdc
Collector Current — Continuous	I _C	8.0			Adc
Collector Current — Peak	I _C	16			Adc
Base Current	I _B	4.0			Adc
Total Device Dissipation @ T _C = 25°C	P _D	125			Watts
Derate above 25°C		0.714			W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200			°C



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ _{JC}	1.4	°C/W

*Indicates JEDEC Registered Data.

FIGURE 1 — POWER DERATING



8 AMPERE
POWER TRANSISTORS
NPN SILICON
250-300-350 VOLTS
125 WATTS



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1992.
 2. CONTROLLING DIMENSION: INCH.
 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	30.37	—	1.500
B	—	21.08	—	0.900
C	6.35	8.25	0.250	0.325
D	0.97	1.05	0.038	0.043
E	1.40	1.27	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.45 BSC	—	0.215 BSC	—
J	15.89 BSC	—	0.625 BSC	—
K	11.18	12.19	0.440	0.480
L	3.84	4.19	0.151	0.165
M	—	28.57	—	1.050
N	4.83	5.33	0.190	0.210
O	3.84	4.19	0.151	0.165

CASE 1-06
TO-204AA
(TO-3)

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) $I_C = 100\text{ mAdc}$, $I_B = 0$	$V_{CE(sus)}$	250 300 350	— — —	Vdc
Collector Cutoff Current $V_{CE} = \text{Rated } V_{CE0}$, $I_B = 0$	I_{CEO}	—	0.5	mAac
Collector Cutoff Current $V_{CE} = 500\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$ $V_{CE} = 600\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$ $V_{CE} = 700\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$ $V_{CE} = 450\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$ $V_{CE} = 550\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$ $V_{CE} = 650\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$	I_{CEX}	— — — — — —	0.5 0.5 0.5 2.5 2.5 2.5	mAac
Emitter Cutoff Current $V_{BE} = 8.0\text{ Vdc}$, $I_C = 0$	I_{E0}	—	1.0	mAac
ON CHARACTERISTICS				
DC Current Gain (1) $I_C = 3.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$ $I_C = 8.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$	h_{FE}	15 12 4.0 3.0	75 60 — —	—
Collector-Emitter Saturation Voltage (1) $I_C = 3.0\text{ Adc}$, $I_B = 0.6\text{ Adc}$ $I_C = 8.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$ $I_C = 8.0\text{ Adc}$, $I_B = 2.67\text{ Adc}$	$V_{CE(sat)}$	— — — —	0.8 1.0 1.5 5.0 5.0	Vdc
Base-Emitter Saturation Voltage (1) $I_C = 8.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$ $I_C = 8.0\text{ Adc}$, $I_B = 2.67\text{ Adc}$	$V_{BE(sat)}$	— —	2.3 2.5	Vdc
Base-Emitter On Voltage (1) $I_C = 3.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$	$V_{BE(on)}$	— —	1.3 1.5	Vdc
Second Breakdown Energy (Figure 2) $I_C(PK) = 3.0\text{ Adc}$, $L = 40\text{ mH}$, $R_{BE} = 3\text{ k}\Omega$, $V_{BE2} = 1.5\text{ Vdc}$	$E_{s/b}$	—	180	mJ
DYNAMIC CHARACTERISTICS				
Current Gain - Bandwidth Product (2) $I_C = 0.3\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1.0\text{ MHz}$	f_T	5.0	—	MHz
Output Capacitance $V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 0.1\text{ MHz}$	C_{ob}	—	250	pF
SWITCHING CHARACTERISTICS				
Rise Time $V_{CC} = 125\text{ Vdc}$, $I_C = 3.0\text{ Adc}$, $I_B = 0.6\text{ Adc}$	t_r	—	0.6	μs
Storage Time (3) $V_{CC} = 125\text{ Vdc}$, $I_C = 3.0\text{ Adc}$, $I_{B1} = 0.6\text{ Adc}$, $I_{B2} = 1.5\text{ Adc}$ Pulse Width = $25\text{ }\mu\text{s}$ Pulse Width = $5.0\text{ }\mu\text{s}$	t_s	— —	1.6 0.8	μs
Fall Time $V_{CC} = 125\text{ Vdc}$, $I_C = 3.0\text{ Adc}$, $I_{B1} = 0.6\text{ Adc}$, $I_{B2} = 1.5\text{ Adc}$	t_f	—	0.4	μs

(1) Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$; Duty Cycle = 2.0%(2) $f_T = |h_{fe}| \cdot f_{test}$ (3) "On" time is $25\text{ }\mu\text{s}$. t_s decreases with shorter pulse widths, being approximately 50% of the values shown at a $5.0\text{ }\mu\text{s}$ pulse width.

*Indicates JEDEC Registered Data.

FIGURE 2 - SECOND BREAKDOWN ENERGY TEST CIRCUIT AND WAVEFORMS




FIGURE 3 — THERMAL RESPONSE





FIGURE 4 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

3

FIGURE 5 — SWITCHING TIMES TEST CIRCUIT





FIGURE 6 — TURN-ON AND TURN-OFF TIMES



T-33-13

FIGURE 7 — DC CURRENT GAIN




FIGURE 8 — COLLECTOR SATURATION REGION




FIGURE 9 — "ON" VOLTAGES




FIGURE 10 — TEMPERATURE COEFFICIENTS




FIGURE 11 — COLLECTOR-CUTOFF REGION




FIGURE 12 — CAPACITANCE

