Skip to main content
Will Call: Mon–Fri 7–4 PT
1-800-321-5031
MICRON TECHNOLOGY INC.

MT49H16M36BM-25:B

IC DRAM 576M PARALLEL 144UBGA

In stock: 66

On our shelves in San Jose. We do not dropship.

Stock on our shelves

Date code and country of origin on every lot.

Lots in stock for MT49H16M36BM-25:B
Quantity Date code Country of origin
66 4BB24/JAPAN Japan
66 1 lot on the shelf

Need a specific date code, or all of it from a single lot? Tell us on the quote and we will confirm before shipping.

Specifications

Manufacturer MICRON TECHNOLOGY INC.
Manufacturer part number MT49H16M36BM-25:B
Category IC
Description IC DRAM 576M PARALLEL 144UBGA
Date codes in stock 4BB24/JAPAN

Compliance & export

Country of origin Japan

Classification is provided for reference and confirmed on the invoice. Certificate of conformance and date-code guarantee on request — ask with your order.

Description

MT49H16M36BM-25:B MT49H16M36BM DRAM Chip RLDRAM 576M-Bit 16Mx36 1.8V 144-Pin U-BGA TRAYS ROHS

Similar parts on our shelves

Same part number family — confirm the specs before you swap.

MICRON TECHNOLOGY INC.

MT49H32M9FM-25

Only 16 left
$28.0000 / ea
MICRON TECHNOLOGY INC.

MT49H32M9HT-25

Only 9 left
$28.0000 / ea
MICRON TECHNOLOGY INC.

MT49H32M18BM-25:B

MT49H32M18BM-25:B MICRON TECHNOLOIESMemory IC 576Mbit Parallel 400 MHz 20 ns 144-uBGA (18.5x11) RLDRAM® 2 is a high-speed memory device designed for high bandwidth data storage, telecommunications, networking, and cache applications, etc. The chip's 8-bank architecture is optimized for sustainable high-speed operation. The DDR I/O interface transfers two data words per clock cycle at the I/O balls. Output data is referenced to the free-running output data clock. Commands, addresses, and control signals are registered at every positive edge of the differential input clock, while input data is registered at both positive and negative edges of the input data clock(s). Read and write accesses are burst-oriented. The burst length (BL) is programmable from 2, 4, or 8 by setting the mode register. The device is supplied with 2.5V and 1.8V for the core and 1.5V or 1.8V for the output drivers. Bank-scheduled refresh is supported with the row address generated internally. The I¼BGA 144-ball package enables ultra high-speed data transfer rates and a simple upgrade path from early generation devices. DOWNLOAD DATASHEET

Only 33 left
$40.0000 / ea